FAIRCHILD

SEMICONDUCTOR TM

74LCX16374 Low Voltage 16-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs

General Description

The LCX16374 contains sixteen non-inverting D-type flip-flops with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. A buffered clock (CP) and Output Enable (\overline{OE}) are common to each byte and can be shorted together for full 16-bit operation.

The LCX16374 is designed for low voltage (2.5V or 3.3V) $\rm V_{CC}$ applications with capability of interfacing to a 5V signal environment.

The LCX16374 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

Features

- 5V tolerant inputs and outputs
- 2.3V-3.6V V_{CC} specifications provided
- 6.2 ns t_{PD} max (V_{CC} = 3.3V), 20 µA I_{CC} max
- Power down high impedance inputs and outputs

February 1994

Revised June 2002

- Supports live insertion/withdrawal (Note 1)
- \pm 24 mA output drive (V_{CC} = 3.0V)
- Uses patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance:
 - Human body model > 2000V Machine model > 200V
- Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA)

Note 1: To ensure the high-impedance state during power up or down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pull-up resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver.


Ordering Code:

Order Number	Package Number	Package Description
74LCX16374G (Note 2)(Note 3)	BGA54A	54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
74LCX16374MEA (Note 3)	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LCX16374MTD (Note 3)	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Note 2: Ordering code "G" indicates Trays.

Note 3: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



www.fairchildsemi.com

74LCX16374

Connection Diagrams

Pin Assignment for SSOP and TSSOF	C
-----------------------------------	---

0E1 -	1	48	— CP1
0 ₀ —	2	47	— I ₀
0,	3	46	— I ₁
GND -	4	45	— GND
0 ₂ —	5	44	- 1 ₂
o ₃ —	6	43	- I ₃
v _{cc} —	7	42	- v _{cc}
0 ₄ —	8	41	- I ₄
0 ₅ —	9	40	- 1 ₅
gnd —	10	39	— GND
0 ₆ —	11	38	- 1 ₆
0 ₇ —	12	37	- 1 ₇
0 ₈ —	13	36	— I ₈
0 ₉ —	14	35	— I ₉
GND —	15	34	— GND
0 ₁₀ —	16	33	- I ₁₀
0,1	17	32	- I _{1 1}
v _{cc} —	18	31	- v _{cc}
0 ₁₂ —	19	30	- I _{1 2}
0 ₁₃ —	20	29	- I _{1 3}
GND -	21	28	— GND
0 ₁₄ —	22	27	- I _{1 4}
0 ₁₅ —	23	26	- I ₁₅
0E2 -	24	25	- CP2
l			

Pin Assignment for FBGA

	1	2	3	4	5	6
۲	0	0	0	0	0	0
в	0	0	0	0	0	0
О	0	0	0	0	0	0
Δ	0	0	0	0	0	0
ш	0	0	Ο	0	0	0
ш	0	0	0	0	0	0
Q	-	0	-	-	-	-
т	0	0	0	0	0	0
7	0	0	0	0	0	0

(Top Thru View)

Pin Descriptions

Pin Names	Description
0E _n	Output Enable Input (Active LOW)
CPn	Clock Pulse Input
I ₀ —I ₁₅	Inputs
O ₀ -O ₁₅	Outputs
NC	No Connect

FBGA Pin Assignments

	1	2	3	4	5	6
Α	O ₀	NC	OE ₁	CP ₁	NC	I ₀
В	0 ₂	0 ₁	NC	NC	I ₁	l ₂
С	O ₄	O ₃	V _{CC}	V _{CC}	l ₃	I ₄
D	0 ₆	0 ₅	GND	GND	1 ₅	I ₆
E	0 ₈	0 ₇	GND	GND	۱ ₇	۱ ₈
F	O ₁₀	O ₉	GND	GND	l ₉	I ₁₀
G	0 ₁₂	0 ₁₁	V _{CC}	V _{CC}	I ₁₁	I ₁₂
н	0 ₁₄	0 ₁₃	NC	NC	I ₁₃	I ₁₄
J	0 ₁₅	NC	\overline{OE}_2	CP ₂	NC	I ₁₅


Truth Tables

	Inputs		Outputs
CP ₁	OE ₁	I ₀ —I ₇	0 ₀ –0 ₇
~	L	Н	н
~	L	L	L
L	L	Х	O ₀
х	Н	Х	Z
	Inputs		Outputs
	inputs		Outputs
CP ₂		I ₈ -I ₁₅	0 ₈ –0 ₁₅
CP2	· · ·	I 8−I ₁₅ H	-
	OE ₂		0 ₈ –0 ₁₅
	OE ₂	Н	0₈-0₁₅ Н

Functional Description

The LCX16374 consists of sixteen edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. Each byte has a buffered clock and buffered Output Enable common to all flip-flops within that byte. The description which follows applies to each byte. Each flip-flop will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP_n) transition. With the Output Enable (\overline{OE}_n) LOW, the contents of the flip-flops are available at the outputs. When \overline{OE}_n is HIGH, the outputs go to the high impedance state. Operation of the \overline{OE}_n input does not affect the state of the flip-flops.

Logic Diagrams



74LCX16374

Absolute Maximum Ratings(Note 4)

Symbol	Parameter	Value	Conditions	Units
V _{CC}	Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	-0.5 to +7.0		V
V _O	DC Output Voltage	-0.5 to +7.0	3-STATE	V
		-0.5 to V _{CC} + 0.5	Output in HIGH or LOW State (Note 5)	v
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA
I _{OK}	DC Output Diode Current	-50	V _O < GND	mA
		+50	$V_{O} > V_{CC}$	IIIA
I _O	DC Output Source/Sink Current	±50		mA
I _{CC}	DC Supply Current per Supply Pin	±100		mA
I _{GND}	DC Ground Current per Ground Pin	±100		mA
T _{STG}	Storage Temperature	-65 to +150		°C

Note 4: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 5: I_O Absolute Maximum Rating must be observed.

Recommended Operating Conditions (Note 6)

Symbol	Parameter			Max	Units	
V _{CC}	Supply Voltage	Operating	2.0	3.6	V	
		Data Retention	1.5	3.6	v	
VI	Input Voltage		0	5.5	V	
Vo	Output Voltage	HIGH or LOW State	0	V _{CC}	V	
		3-STATE	0	5.5	v	
I _{OH} /I _{OL}	Output Current	$V_{CC} = 3.0V - 3.6V$		±24		
		$V_{CC} = 3.0V - 3.6V$ $V_{CC} = 2.7V - 3.0V$ $V_{CC} = 2.3V - 2.7V$		±12	mA	
		$V_{CC} = 2.3V - 2.7V$		±8		
T _A	Free-Air Operating Temperature		-40	85	°C	
$\Delta t/\Delta V$	Input Edge Rate, $V_{IN} = 0.8V - 2.0V$, $V_{CC} = 3.0V$		0	10	ns/V	
Note 6: Unu	sed inputs must be held HIGH or LOW. They may not float.					

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{cc}	$T_A = -40^{\circ}C$	Units	
Symbol	Farameter	Conditions	(V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		2.3 – 2.7	1.7		v
			2.7 - 3.6	2.0		v
V _{IL}	LOW Level Input Voltage		2.3 – 2.7		0.7	v
			2.7 - 3.6		0.8	v
V _{OH}	HIGH Level Output Voltage	I _{OH} = -100 μA	2.3 - 3.6	V _{CC} - 0.2		
		I _{OH} = -8 mA	2.3	1.8		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
		I _{OH} = -18 mA	3.0	2.4		
		I _{OH} = -24 mA	3.0	2.2		
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.3 - 3.6		0.2	
		I _{OL} = 8 mA	2.3		0.6	
		I _{OL} = 12 mA	2.7		0.4	V
		I _{OL} = 16 mA	3.0		0.4	
		I _{OL} = 24 mA	3.0		0.55	
I _I	Input Leakage Current	$0 \le V_I \le 5.5V$	2.3 - 3.6		±5.0	μΑ
I _{OZ}	3-STATE Output Leakage	$0 \le V_O \le 5.5V$	2.3 – 3.6		±5.0	μA
		$V_I = V_{IH} \text{ or } V_{IL}$	2.3 - 3.0		± 5 .0	μΑ
IOFF	Power-Off Leakage Current	$V_1 \text{ or } V_0 = 5.5 \text{ V}$	0		10	μΑ

DC Electrical Characteristics (Continued)

Symbol Parameter	Paramotor	Parameter Conditions		T _A = -40°	Units	
	Faiailletei	Conditions	(V)	Min	Max	onits
I _{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3 - 3.6		20	μA
		$3.6V \le V_I, V_O \le 5.5V$ (Note 7)	2.3 - 3.6		±20	μΛ
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 - 3.6		500	μΑ

74LCX16374

Note 7: Outputs disabled or 3-STATE only.

AC Electrical Characteristics

			$T_A = -40^\circ$ to $+85^\circ$ C, $R_L = 500\Omega$					
Cumhal	Desemator	V _{CC} = 3.	$3V \pm 0.3V$	Vcc	= 2.7V	V _{CC} = 2.	5V ± 0.2V	Unite
Symbol	Parameter	C _L =	C _L = 50 pF		C _L = 50 pF		30 pF	Units
		Min	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	170						MHz
t _{PHL}	Propagation Delay	1.5	6.2	1.5	6.5	1.5	7.4	20
t _{PLH}	CP to On	1.5	6.2	1.5	6.5	1.5	7.4	ns
t _{PZL}	Output Enable time	1.5	6.1	1.5	6.3	1.5	7.9	
t _{PZH}		1.5	6.1	1.5	6.3	1.5	7.9	ns
t _{PLZ}	Output Disable Time	1.5	6.0	1.5	6.2	1.5	7.2	
t _{PHZ}		1.5	6.0	1.5	6.2	1.5	7.2	ns
t _S	Setup Time	2.5		2.5		3.0		ns
t _H	Hold Time	1.5		1.5		2.0		ns
t _W	Pulse Width	3.0		3.0		3.5		ns
t _{OSHL}	Output to Output Skew (Note 8)	Ī	1.0					20
tOSLH			1.0					ns


Note 8: Skew is defined as the absolute value of the differences between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}). Parameter guaranteed by design.


Dynamic Switching Characteristics

Symbol	Parameter	Conditions	v _{cc}	$T_A = 25^{\circ}C$	Units
			(V)	Typical	
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	0.8	V
		$C_L=30$ pF, $V_{IH}=2.5V,V_{IL}=0V$	2.5	0.6	v
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	-0.8	V
		$C_L = 30 \text{ pF}, \text{ V}_{IH} = 2.5 \text{V}, \text{ V}_{IL} = 0 \text{V}$	2.5	0.6	v

Capacitance

Symbol	Parameter	Conditions	Typical	Units
CIN	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	7	pF
C _{OUT}	Output Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	8	pF
CPD	Power Dissipation Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC} , f = 10 MHz	20	pF





74LCX16374

